I need to create a state diagram for a sequence detector using mealy model. But i couldn't understand that should i design it as overlapping or non-overlapping shape. It should outputs 1 when it catches data 0111. So should i create a diagram with using overlapping or non-overlapping? |
by ManWithWhite
June 11, 2020 |
That would be relatively trivial with a microcontroller (Arduino, MSP432, ... ) since you can adjust the process by software to determine the timing of the signal sampling (frequency of the sampling) and then compare the sequence of bits against an easy to modify bits pattern. Output a match found by the software running on the MCU to a GPIO pin of your choice of the microcontroller. All by hardware, assuming that you can get the right clock frequency to feed a shift register with the sampled signal. Then, it is a matter to compare the N bits (N= length of the pattern to detect) to the N first bits of the shift register with a XOR gate (one XOR gate for each bit). You have a match if all the N gates return 0 at a given moment. |
by vanderghast
June 14, 2020 |
No answers yet. Contribute your answer below!
You must log in or create an account (free!) to answer a question.
Anyone can ask a question.
Did you already search (see above) to see if a similar question has already been answered? If you can't find the answer, you may ask a question.
CircuitLab's Q&A site is a FREE questions and answers forum for electronics and electrical engineering students, hobbyists, and professionals.
We encourage you to use our built-in schematic & simulation software to add more detail to your questions and answers.
Acceptable Questions:
Unacceptable Questions:
Please respect that there are both seasoned experts and total newbies here: please be nice, be constructive, and be specific!
CircuitLab is an in-browser schematic capture and circuit simulation software tool to help you rapidly design and analyze analog and digital electronics systems.