I am simulating a capacitor and inductor in parallel and want to visualise the phase difference between voltage and current through either component when an AC is applied.
When I plot the graph in time domain of the voltage and current through the capacitor, I get the expected sine waves, but the 0V level on the first axis does not match the 0A level on the 2nd axis.
How do I tell circuit lab to bring the 0 levels of both axis to be the same?
August 26, 2023
No answers yet. Contribute your answer below!
Anyone can ask a question.
Did you already search (see above) to see if a similar question has already been answered? If you can't find the answer, you may ask a question.
CircuitLab's Q&A site is a FREE questions and answers forum for electronics and electrical engineering students, hobbyists, and professionals.
We encourage you to use our built-in schematic & simulation software to add more detail to your questions and answers.
Please respect that there are both seasoned experts and total newbies here: please be nice, be constructive, and be specific!
CircuitLab is an in-browser schematic capture and circuit simulation software tool to help you rapidly design and analyze analog and digital electronics systems.
|New @ CircuitLab|