|Created||July 12, 2012|
|Last modified||August 02, 2012|
A simple buck converter model that simulates.
CLK1 generates a 50% duty cycle digital signal.
M2 and R2 provide an inverting gate drive to control the gate of p-channel FET M1. D1 is a Schottky diode for current recirculation when M1 is off.
The circuit delivers about 16W to R_LOAD (2 ohms).
Run the time-domain simulation!
Would be very cool to build feedback around this model, replacing CLK1 with a PWM generator and some sort of voltage control loop compensation.
Rough but ready to play with.
August 03, 2012
Only the circuit's creator can access stored revision history.