Created by
Created February 07, 2013
Last modified February 07, 2013
Tags cmos   digital   logic-gate   mosfet  


a messy demonstration to show that swapping the PDN and PUN while inverting the output is not equivalent to the original circuit


Not provided.


No comments yet. Be the first!

Leave a Comment

Please sign in or create an account to comment.

Revision History

Only the circuit's creator can access stored revision history.