|Created||November 13, 2011|
|Last modified||June 08, 2017|
|Tags||digital mosfet pull-up|
Two n-channel MOSFETs plus one pull-up resistor form a two-input NAND logic gate.
When both A and B are high, the output voltage is pulled low. Otherwise, the output voltage is high.
Load the simulation by clicking "Open in editor" above, and then click "Simulate" at the bottom. Run a time domain simulation.
Plot A, B, and out versus time. You should verify that the logic performs the correct operation.
How much current is consumed when the output is in the low state?
No comments yet. Be the first!
Please sign in or create an account to comment.
Only the circuit's creator can access stored revision history.